

WhizniumDBE Cheat Sheet


Master The Device Builder's Edition for Demanding FPGA-/uC-Based Applications



MPSI


Coding Environment For WhizniumDBE-Backed Development

Code generation and host library builds take place within the Whiznium folders. Device-level code is edited in the vendors' IDE's, as exemplified below.




WhizniumDBE At Runtime

WhizniumDBE exhibits multi-threaded runtime behavior with functionality distributed among three executables.




The WhizniumDBE Master Database

WhizniumDBE uses a comprehensive relational database structure into which model information is imported. Supported backends include MariaDB, MySQL and PostgreSQL. WhizniumDBE algorithms analyze the imported data and derive additional required database entries. Once all information is compiled in the database for a specific version of a WhizniumDBE-backed project, writing of source code can take place. This operation is based on the version's completed representation in the database on one hand, and on the previous version's source code tree – if available – on the other hand.




How to read the database diagram

- black boxes represent database tables, with their table columns listed sequentially
lines between database tables represent e.g. 1:N relations, typically top-down; only the most relevant relations are shown
gray boxes represent vectors / key lists (lists of options) with database / table scope




WhizniumDBE Glossary Of Terms

Expression	Scope	Explanation
	Project definition RTL code C++ code	
AXI	•	Advanced eXtensible Interface conceived by ARM as an interconnect for SoC's; used e.g. by Xilinx to link its Zynq's ARM-based processing system (PS) to programmable logic (PL)
buffer transfer	•	bulk read or write data transfer from/to a inter-module buffer connected to the host interface – as opposed to parameter passing in commands triggered by the host, invokes action on, or retrieves information from the device; invocation/return parameters may be added. Bytecode representation derived by WhizniumDBE
command	•	
command invocation buffer	•	in the full model, this on-FPGA buffer ensures non-blocking transmission of command invocations from the host
command return buffer	•	in the full model, this on-FPGA buffer ensures non-blocking transmission of command returns from controllers
controller	•	module for which commands can be defined
core	•	template, either manufacturer supplied or as part of the WhizniumDBE parametric module generation
device	•	grouping entity for systems (full model) or units (easy model)
easy model	•	low-FPGA-footprint implementation of a WhizniumDBE device, with blocking command invocation/return and buffer transfers. Cascaded systems are not possible
error	•	in the full model, used for abnormal termination of a command, optionally including parameters
family	•	grouping entity for silicon devices
forwarding controller	•	in the full model, this type of controller serves as virtual host, allowing to cascade units
FSM	•	finite state machine, a sub-category of a RTL process
full model	•	high-throughput – performance implementation of a WhizniumDBE device, with non-blocking command invocation/multiple returns and step-wise buffer transfers
host interface	•	automatically generated module which connects the host via SPI/UART/AXI/PCI to controllers and inter-module buffers
insertion point	•	comment in source code, short form IP, indicating a spot into which code can be inserted manually
inter-module buffer	•	dual-port RAM in FPGA to perform directional data transfers, e.g. from a processing module to the host interface
iteration	•	the process of letting WhizniumDBE generate a new version based on the previous version's source code tree and updated model files
machine	•	computer or deployment target with common e.g. compiler flags and library paths; hierarchical structure with parameter inheritance
peripheral	•	hard-wired functionality block in MCU devices
project	•	topmost entity for a WhizniumDBE project – a project has multiple versions
release	•	results in a makefile set for a device, specific to a machine
RTL	•	register-transfer level, logic based on clock edge-triggered manipulation of physical 0's and 1's, described in VHDL; WhizniumDBE also writes equivalent C code for MCU projects
silicon device	•	packaged FPGA or MCU device which can be used as template for units by specifying its pinout
system	•	in the full model, grouping entity for targets
target	•	definition of the cascaded arrangement of units
tixV...	•	index referring to a byte-vector, e.g. tixVCommand is the variable used to refer to the vector CtrMsddZedbTrigger::VecVCommand
unit	•	one unit represents one (FPGA-based or MCU-based) hardware board
vector	•	enumerated non-extensible list of identifiers, used e.g. to set up an address space for a unit's controllers
version	•	technically the topmost entity when working with WhizniumDBE, as each version comprises the full project model definition



Project Management



The WhizniumDBE Source Code Tree Iteration Import / Generate Sequence

When requesting a source code tree iteration, either manually or automated via WhizniumDBE Iterator, a pre-defined sequence of tasks is to be performed. First the basic, then the detailed device description are uploaded / imported. In the process, WhizniumDBE generates additional model data such as module wiring. Only after the model is finalized, a project's source code tree can be re-written.

